Leti, l'innovation
au service de l'industrie
Une occasion unique de rencontrer en rendez-vous d'affaires plus de 700 exposants acteurs majeurs de la R&D pour répondre à vos besoins d'innovation
The 4th ACM/IEEE international symposium on Networks-on-Chip, the 16th IEEE international symposium on Asynchronous Circuits and Systems Grenoble, France, May 3-6, 2010
Long-wavelength VCSELs (Vertical-Cavity Surface-Emitting Lasers) for the next generation of high-speed communication systems have been developed in the European project MOSEL, a three-year joint research program lead by CEA-Leti.
« Favoriser la communication et la coopération en nanotechnologies entre les organisateurs, leurs promoteurs et la communauté scientifique mondiale en vue de stimuler et soutenir la croissance économique au 21ème siècle »
Après le succès du 4ème IDEAs Day Forum PARTAGE (Energie, Mobilité, Habitat), MINATEC IDEAs Laboratory ® met en ligne les vidéos couvrant l’intégralité de la conférence.
Leti and R3Logic, a leading 3D IC EDA company, announced that they will combine their expertise in 3D silicon integration and packaging. Under the terms of the common laboratory agreement, they will use new generation EDA tools provided by R3Logic to build 3D IC designs and methodologies for consumer and wireless applications.
Leti, coordinator of the pan-European consortium HELIOS announced that the 19 partners have met or exceeded their phase-one goals for the large-scale CMOS photonics project.
OSEO soutient le projet PRIIM qui vise la création d’une offre industrielle conjointe de composants passifs intégrés (IPD) sur silicium et de technologies de packaging avancés pour la miniaturisation (SiP :System in Package), ouverte et indépendante des grands fondeurs.
STMicroelectronics and CEA-Leti have signed an agreement for STMicroelectronics to join the new industry/research multi-partner program IMAGINE, led by CEA-Leti, which includes TSMC, for mask-less lithography for IC manufacturing.
Leti presented results at the SOI Industry Consortium workshop in Leuven, Belgium, that prove SOI-based planar CMOS meets requirements for low-power, 22nm node devices, offering a practical route to further feature shrink and enabling a significant jump for “green” products.